Thermal Design and Analysis of a Flip-Chip GaN-on-SiC HEMT

Page view(s)
2
Checked on Aug 30, 2025
Thermal Design and Analysis of a Flip-Chip GaN-on-SiC HEMT
Title:
Thermal Design and Analysis of a Flip-Chip GaN-on-SiC HEMT
Journal Title:
2024 IEEE 26th Electronics Packaging Technology Conference (EPTC)
Keywords:
Publication Date:
11 March 2025
Citation:
Feng, H., Zhou, L., Tang, G., Wai, L. C., & Lim, T. G. (2024). Thermal Design and Analysis of a Flip-Chip GaN-on-SiC HEMT. 2024 IEEE 26th Electronics Packaging Technology Conference (EPTC), 1208–1213. https://doi.org/10.1109/eptc62800.2024.10909797
Abstract:
Gallium nitride-on-silicon carbide high electron mobility transistors (GaN-on-SiC HEMTs) are widely used for high-power and high-frequency circuit applications. Their high power density leads to high heat flux and requires efficient thermal management. For wire-bond chips, the heat is usually directed downwards. However, packaging printed circuit boards (PCBs) typically have low thermal conductivities, which poses significant challenges in heat dissipation. In this study, we propose to integrate the chip via flip-chip and dissipate heat from its top. Wire-bond and flip-chip samples are fabricated, and the corresponding thermal simulation models are built and validated with the test data. Comparison among different samples shows that the thermal performance of the flip-chip sample is good and significantly better than that of the wire-bond sample with a common packaging PCB (FR4-based). Radio frequency (RF) tests are conducted using a vector network analyzer, and the results are in consistency with the thermal analysis. This study demonstrates the effectiveness of the proposed thermal design for GaN-on-SiC HEMT and can facilitate our next-step development of heterogeneous integration of multiple chips.
License type:
Publisher Copyright
Funding Info:
This research / project is supported by the the Singapore Hybrid-Integrated Next-Generation μ-Electronics (SHINE) Centre - Through-SiC-Interposer Fabrication and Heterogeneous Integration Development
Grant Reference no. : SC24/21-30220
Description:
© 2025 IEEE.  Personal use of this material is permitted.  Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works
ISBN:
979-8-3315-2200-1
979-8-3315-2201-8
Files uploaded:

File Size Format Action
136-eptc2024-manuscript-hfeng-et-al-no-ieee-mark.pdf 758.78 KB PDF Request a copy