

Structural Integrity of Three-dimensional Metal-insulator-metal (3-D MIM) Capacitor Embedded in Fully-filled Cu Through-silicon Via (TSV)

Ye Lin, *Member, IEEE*, Hong Yu Li, Chuan Seng Tan, *Senior Member, IEEE*

Abstract—A novel way to implement integrated metal-insulator-metal (MIM) capacitor with ultra-high capacitance density of up to 5,621.8 nF/mm² has been proposed earlier. This technology embeds three-dimensional metal-insulator-metal (3-D MIM) capacitor into the existing trench of through-silicon via (TSV) prior to Cu filling to achieve > 90% planar surface area reduction. However, the previous study was on the early-stage test vehicles without Cu filling. In this work, the complete test vehicles with fully-filled Cu TSVs have been successfully fabricated whose trench diameters are 0 (D00), 10 (D10), 20 (D20), and 30 μ m (D30), respectively. Firstly, the design layout and the process flow are disclosed in details. Then under scanning electron microscope (SEM) and transmission electron microscope (TEM), it is found that the peak of the Si scallop on the sidewall is deformed for the D30 test vehicle. For the first time, the damage is found in Si substrate, instead of TSV SiO₂ liner, due to the thermo-mechanical stress between the TSV Cu core and the surrounding structures. In addition, the Al₂O₃ dielectric layer is also impaired at the damaged Si peaks. Lastly, the leakage current density is measured and normalized at a bias of 1.5 V: 4.0×10^{-9} A/cm² for D00, 4.1×10^{-8} A/cm² for D10, 1.1×10^{-6} A/cm² for D20, and 7.4×10^{-1} A/cm² for D30, respectively. Therefore, the structural integrity of D10 and D20 test vehicles with fully-filled Cu TSVs is preserved, but the D30 test vehicle is not intact due to higher stress. Capacitance density of 6,547.1 and 7,091.7 nF/mm² is recorded for D10 and D20 test vehicles, respectively.

Index Terms—integrated metal-insulator-metal (MIM) capacitor, through-silicon via (TSV), three-dimensional integrated circuit (3-D IC).

I. INTRODUCTION

Researchers are actively exploring new approaches to integrate high density metal-insulator-metal (MIM) capacitors for the advanced integrated circuits (ICs) to realize smaller form factors, lower parasitics, and new on-chip functionalities. Trench MIM capacitor, also known as three-dimensional (3-D) MIM capacitor, is considered as one of the best technologies to boost the capacitance density of conventional planar capacitor, since it utilizes the third dimension of the substrate and therefore higher surface area can be utilized without planar area penalty [1]–[9].

The authors have proposed to embed the 3-D MIM capacitor in the trench of existing through-silicon via (TSV) to realize an ultra-high capacitance density of up to 5,621.8 nF/mm² [10]–[13]. The concept is shown in Fig. 1, in which the benefit of this technology is

demonstrated by the area “freed-up” for other functionalities. However, the previous study was on the early-stage test vehicles without Cu TSV filling and therefore the effects of thermo-mechanical stress exerted by Cu core was not fully understood. Recently, Cu TSV filling has been completed and therefore making it a complete structure which contains both 3-D MIM capacitor and Cu TSV core.

In this study, firstly, the design layout of four different test vehicles and their process flow are disclosed in details. Then, the structure integrity of the test vehicles is inspected under scanning electron microscope (SEM) and transmission electron microscope (TEM). It is found that the periodic peaks of Si scallop on the sidewall are deformed in the trench with a diameter of 30 μ m, whereas the peaks are intact in the trench with a diameter of 10 μ m. The deformation is attributed to the residual thermo-mechanical stress between the TSV Cu core and the surrounding structures. In addition, the 10 nm Al₂O₃ dielectric layer is also impaired at the damaged Si peaks. Next, the results of *I-V* and *C-V* electrical characterizations are presented and discussed. The leakage current density at 1.5 V confirms that the structural integrity of the D10 and D20 test vehicles is preserved despite some thermo-mechanical stress, whereas the D30 test vehicle becomes very leaky. The values are 4.0×10^{-9} A/cm² for D00, 4.1×10^{-8} A/cm² for D10, 1.1×10^{-6} A/cm² for D20, and 7.4×10^{-1} A/cm² for D30, respectively. Additionally, record high capacitance densities of 6,547.1 and 7,091.7 nF/mm² are achieved for the D10 and D20 test vehicles, respectively.




Fig. 1. The proposed 3-D MIM capacitor embedded in TSV. The top surface area is thus “freed-up” because the conventional trench capacitors are embedded in the trenches of existing TSVs.

II. EXPERIMENT

A. Design Layout

Four different layouts were designed for physical and electrical characterizations to assess the structural integrity of 3-D MIM capacitor embedded in fully-filled Cu TSV: (a) “D00” planar test vehicle is a de-embedded structure whose geometry is 180 μ m $\times$ 400 μ m; (b) “D10” embedded test vehicle contains one 3-D MIM capacitor in a TSV trench with a diameter of 10 μ m; (c) “D20” embedded test vehicle contains a 3-D MIM capacitor in a TSV trench with a diameter of 20 μ m; and (d) “D30” embedded test vehicle contains one 3-D MIM capacitor in a TSV trench with a diameter of 30 μ m. The target depth of these trenches is 100 μ m for all structures.

This work is supported by Agency for Science, Technology and Research (A*STAR) under Individual Research Grant #A1783c0004.

Y. Lin is with the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798. (e-mail: linye@ntu.edu.sg)

H. Y. Li is with Institute of Microelectronics, Agency for Science, Technology and Research (A*STAR), Singapore 117685. (e-mail: lihy@ime.a-star.edu.sg)

C. S. Tan is with the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798. (e-mail: tancs@ntu.edu.sg)

B. Process Flow

The process starts with a typical 1-10 $\Omega\cdot\text{cm}$ 8-inch *p*-type Si wafer. Firstly, 200 nm SiO_2 was deposited on the wafer as hard mask, patterned by photoresist as shown in Fig. 2(a). Then deep reactive ion etching (DRIE) was done to form trenches and followed by 120 nm thick SiO_2 deposition as insulation layer between the bottom/outer electrode of MIM capacitor and the Si substrate as shown in Fig. 2(b). In Fig. 2(c), MIM layers (50 nm TiN/10 nm Al_2O_3 /50 nm TiN) were deposited by atomic layer deposition (ALD) to ensure excellent step coverage and uniformity. Next, a stack of 200 nm SiO_2 TSV liner, 200 nm TiN diffusion barrier layer, and 1 μm Cu seed layer were deposited in sequence as shown in Fig. 2(d). Fig. 2(e) shows that Cu electroplating was done to fill up the TSV trench and the first round of chemical-mechanical polishing (CMP) was applied to remove the overburden until 1 μm Cu layer remained on top. After that, the wafer was annealed at 250°C and followed by the second round of CMP to remove the remaining Cu overburden expose the top/inner electrode. Lastly, the electrodes were patterned for electrical characterization as shown in Fig. 2(f). The summary of different layers is tabulated in Table I.




Fig. 2. The complete process flow of 3-D MIM capacitor embedded in fully-filled Cu TSV.

Table I. Summary of different layers

Layer Name	Thickness
Hard mask SiO_2	120 nm
Insulator SiO_2	200 nm
Bottom electrode TiN	50 nm
Dielectric Al_2O_3	10 nm
Top electrode TiN	50 nm
TSV liner SiO_2	200 nm
Diffusion Barrier TiN	200 nm
Seed layer Cu	1 μm

C. Thermo-mechanical modelling

A simplified finite element model has been built in COMSOL to simulate the thermo-mechanical stress in the test vehicles as shown in Fig. 3(a), where the surface roughness of the Si substrate is not considered, and some thin layers are combined to reduce the complexity of meshing and computation. The x-axis points [100] direction; the y-axis points [010] direction; the z-axis points [001] direction. In Fig. 3(b), the peak stress level, along the Si [100] direction, increases from 1,110.6 to 1,285.6 to 1545.8 MPa as the TSV diameter increases from 10, 20 to 30 μm , respectively. It is worth noting that the peak stress resides in the neighboring Si substrate, which could potentially degrade its structural integrity for the test vehicle with larger TSVs.




Fig. 3. COMSOL simulation: (a) a simplified finite element model was built to simulate the thermo-mechanical stress of all three test vehicles. (b). The stress level along Si [100] increases with larger TSV diameter.

III. RESULTS AND DISCUSSION

The combination of physical and electrical characterizations are utilized to examine the structural integrity of 3-D MIM capacitors embedded in fully-filled Cu TSVs.

A. Physical Characterization

SEM and TEM were used to inspect the planar and cross-sectional views of the test vehicles. After the trench formation step, a wafer was cleaved to measure the geometries of all three trenches as shown in Fig. 4(a). The cross-sectional geometries of these trenches are 11.5 $\mu\text{m} \times 92.7 \mu\text{m}$ for D10, 21.8 $\mu\text{m} \times 114.4 \mu\text{m}$ for D20, and 30.2 $\mu\text{m} \times 128.1 \mu\text{m}$ for D30. The deviation in depth from the target 100 μm is caused by opening-dependent loading effect. Whereas in Fig. 4(b), the top view of D10, D20, D30 trenches after process is revealed from top to bottom in a row. This shows that all the trenches have been fully filled by Cu ECP and the Cu overburden have been completely removed by CMP successfully.




Fig. 4. (a) The cross-sections of D10, D20, D30 trenches prior to filling. (b) The top view of D10, D20, D30 trenches after ECP and CMP.

Then, the cross-sections of D10 and D30 trenches (i.e., the smallest and the largest) were prepared using focus ion beam (FIB) for SEM/TEM inspection and comparison. In Fig. 5, the contrast is presented for D10 and D30 trenches before and after MIM and TSV filling. The white arrows in Fig. 5 (d) point to the locations are notably different in the D10 and D30. The numbers (1 to 6) labelled refer to the sidewall scallops induced by the Bosch process. The peaks in D10 are preserved, where the ones in D30 are deformed and form smaller scallops. To author's best knowledge, this is the first time that collapse of periodic Si peaks is observed. The collapse in D30 test vehicle is attributed to the high thermo-mechanical stress exerted by TSV Cu

core on the surrounding structures after the Cu annealing step. Previously, the impact of TSV thermo-mechanical stress only lies in the SiO₂ TSV liner and the surrounding strained devices (that necessitates keep-out zone), which have been reported in the literatures [14]–[18]. It is believed that the stacked 3-D MIM layers serve as the compliance layer and the stress is mostly concentrated on the scallops of the Si sidewall. In addition, the TEM zoom-in image in Fig. 6 shows that the Al₂O₃ dielectric layer is impaired at the location where the Si peak is damaged. The EDX results in Fig. 7 further confirms the separation of Al₂O₃ dielectric layer as two O peaks were detected distinctively. This observation is also in good agreement with the simulation results obtained earlier, suggesting that the 3-D MIM capacitor is compatible with the TSV whose diameter is below 30 μm to endure smaller residual thermo-mechanical stress.




Fig. 5. The cross-sectional SEM images prior to MIM and TSV filling (a) D10 test vehicle, (b) D30 test vehicle; cross-sectional TEM images after MIM and TSV filling (c) D10 test vehicle and (d) D30 test vehicle.




Fig. 6. The zoom-in TEM image of impaired parts of the Al₂O₃ dielectric layer located at the damaged Si peaks.




Fig. 7. Normalized J - V results with bias from 0 V to 3 V

B. Electrical Characterization

Current-Voltage (I - V) and Capacitance-Voltage (C - V) electrical characterizations were carried out in sequence to study the impact of

the thermo-mechanical stress on their electrical performance.

Firstly, the results of I - V measurement are normalized to Current Density-Voltage (J - V) for fair comparison as shown in Fig. 8. It has been reported earlier by the authors that the D00, D10, D20, and D30 test vehicles without TSV Cu filling has negligible difference in leakage current density of $\sim 1.0 \times 10^{-9} \text{ A/cm}^2$ at 1.0 V [13]. In contrast, after TSV Cu filling, the leakage current density increases drastically as TSV diameter increases: at a bias of 1.5 V, the leakage current density is $4.0 \times 10^{-9} \text{ A/cm}^2$ for D00, $4.1 \times 10^{-8} \text{ A/cm}^2$ for D10, $1.1 \times 10^{-6} \text{ A/cm}^2$ for D20, and $7.4 \times 10^{-1} \text{ A/cm}^2$ for D30. This rapid increase is expected because the fully-filled TSV with larger diameter induces higher residual thermo-mechanical stress that affect the structural integrity of the MIM, and therefore leading to higher leakage current density. The D30 test vehicle is considered a failed device due to its extremely high leakage current density (eight orders more than that of the benchmark D00).




Fig. 8. Normalized J - V results with bias from 0 V to 3 V

Then the C - V measurement were taken for all four test vehicles with bias sweeping from -3 V to 3 V at 100 kHz. At the bias of 0 V, the capacitance is 592.7 pF for D00, 630.0 pF for D10, 669.8 pF for D20, and 721.8 pF for D30. The measurement results from D30 could be eliminated due to the extremely high leakage current density. The net capacitance contribution is 37.3 pF for a D10 trench and 77.1 pF for a D20 trench. It further translates to a record high capacitance density of 6,547.1 nF/mm² for D10 test vehicle, 7,091.7 nF/mm² for D20 test vehicle. Both I - V and C - V characterization results suggest the 3-D MIM capacitors work well with the integration of fully-filled Cu TSV in the 10 μm and 20 μm diameter trenches.




Fig. 9. C - V measurement results at 100 kHz with bias from -3 V to 3V.

IV. CONCLUSION

In conclusion, the 3-D MIM capacitors embedded in fully-filled Cu TSVs have been successfully demonstrated. For the first time, periodic peaks of Si scallop on the sidewall are deformed in the trench with a diameter of 30 μm , whereas the peaks are intact in the trench with a diameter of 10 μm . The 10 nm Al_2O_3 dielectric layer is also impaired at the damaged Si peaks. The leakage current density at 1.5 V is 4.0×10^{-9} A/cm² for D00, 4.1×10^{-8} A/cm² for D10, 1.1×10^{-6} A/cm² for D20, and 7.4×10^{-1} A/cm² for D30, respectively. The record high capacitance densities of 6,547.1 nF/mm² for D10 and 7,091.7 nF/mm² for D20 are achieved. The results suggest that the structural integrity is preserved for the D10 and the D20 test vehicles, but it is compromised for the D30 test vehicle due to larger thermo-mechanical stress that cannot be tolerated. In the future, a partially-filled TSV could potentially mitigate the stress, but it might suffer from higher DC resistance, worse reliability, and planar process compatibility issue. Apart from the structure integrity, many other aspects of this new device also need to be carefully assessed (e.g., its electrical performance and coupling effect at high frequency). Those topics will be further discussed extensively in the future publications.

REFERENCES

- [1] T. S. Boscke *et al.*, "Tetragonal Phase Stabilization by Doping as an Enabler of Thermally Stable HfO₂ based MIM and MIS Capacitors for sub 50nm Deep Trench DRAM," in *2006 International Electron Devices Meeting*, 2006, pp. 1–4.
- [2] M. Thomas *et al.*, "Integration of a high density Ta₂O₅ MIM capacitor following 3D damascene architecture compatible with copper interconnects," *Microelectron. Eng.*, vol. 83, no. 11–12, pp. 2163–2168, Nov. 2006.
- [3] S. Cremer *et al.*, "High Performances 3D Damascene MIM Capacitors Integrated in Copper Back-End Technologies," in *2006 Bipolar/BiCMOS Circuits and Technology Meeting*, 2006, pp. 1–4.
- [4] F. Roozeboom *et al.*, "ALD Options for Si-integrated Ultrahigh-density Decoupling Capacitors in Pore and Trench Designs," in *ECS Transactions*, 2007, vol. 3, pp. 173–181.
- [5] M. Thomas *et al.*, "Impact of TaN/Ta copper barrier on full PEALD TiN/Ta₂O₅/TiN 3D damascene MIM capacitor performance," in *2007 IEEE International Interconnect Technology Conference*, 2007, pp. 158–160.
- [6] J. H. Klootwijk *et al.*, "Ultrahigh Capacitance Density for Multiple ALD-Grown MIM Capacitor Stacks in 3-D Silicon," *IEEE Electron Device Lett.*, vol. 29, no. 7, pp. 740–742, Jul. 2008.
- [7] P. Banerjee, I. Perez, L. Henn-Lecordier, S. B. Lee, and G. W. Rubloff, "Nanotubular metal–insulator–metal capacitor arrays for energy storage," *Nat. Nanotechnol.*, vol. 4, no. 5, pp. 292–296, May 2009.
- [8] J. H. Klootwijk, K. B. Jinesh, and F. Roozeboom, "MIM in 3D: Dream or reality? (invited)," *Microelectron. Eng.*, vol. 88, no. 7, pp. 1507–1513, Jul. 2011.
- [9] M. K. Matters-Kammerer, K. B. Jinesh, T. G. S. M. Rijks, F. Roozeboom, and J. H. Klootwijk, "Characterization and Modeling of Atomic Layer Deposited High-Density Trench Capacitors in Silicon," *IEEE Trans. Semicond. Manuf.*, vol. 25, no. 2, pp. 247–254, May 2012.
- [10] Y. Lin and C. Seng Tan, "Through-substrate via (TSV) with embedded capacitor as an on-chip energy storage element," in *2016 IEEE International 3D Systems Integration Conference (3DIC)*, 2016, pp. 1–4.
- [11] Y. Lin and C. S. Tan, "Physical and Electrical Characterization of 3D Embedded Capacitor: A High-Density MIM Capacitor Embedded in TSV," in *2017 IEEE 67th Electronic Components and Technology Conference (ECTC)*, 2017, pp. 1956–1961.
- [12] Y. Lin and C. S. Tan, "Dielectric Quality of 3D Capacitor Embedded in Through-Silicon Via (TSV)," in *2018 IEEE 68th Electronic Components and Technology Conference (ECTC)*, 2018, pp. 1158–1163.
- [13] Y. Lin and C. S. Tan, "Modeling, Fabrication, and Characterization of 3-D Capacitor Embedded in Through-Silicon Via," *IEEE Trans. Components, Packag. Manuf. Technol.*, vol. 8, no. 9, pp. 1524–1532, Sep. 2018.
- [14] K. H. Lu, Xuefeng Zhang, S.-K. Ryu, J. Im, Rui Huang, and P. S. Ho, "Thermo-mechanical reliability of 3-D ICs containing through silicon vias," in *2009 59th Electronic Components and Technology Conference*, 2009, pp. 630–634.
- [15] T. Nakamura, H. Kitada, Y. Mizushima, N. Maeda, K. Fujimoto, and T. Ohba, "Comparative study of side-wall roughness effects on leakage currents in through-silicon via interconnects," in *2011 IEEE International 3D Systems Integration Conference (3DIC)*, 2011, pp. 1–4.
- [16] D. Z. Pan *et al.*, "Design for manufacturability and reliability for TSV-based 3D ICs," in *17th Asia and South Pacific Design Automation Conference*, 2012, pp. 750–755.
- [17] J. W. Choi *et al.*, "TSV Cu Filling Failure Modes and Mechanisms Causing the Failures," *IEEE Trans. Components, Packag. Manuf. Technol.*, vol. 4, no. 4, pp. 581–587, Apr. 2014.
- [18] J. P. Gambino, S. A. Adderly, and J. U. Knickerbocker, "An overview of through-silicon-via technology and manufacturing challenges," *Microelectron. Eng.*, vol. 135, pp. 73–106, Mar. 2015.