

Variable Range Hopping-Assisted Parasitic Channel Leakage in AlN/GaN/AlGaIn HEMTs on Si

Siyu Liu,^{1,2,a)} Yihao Zhuang,² Hanchao Li,¹ Qingyun Xie,^{3,4} Yue Wang,⁵ Hanlin Xie,^{3,4} Kumud Ranjan,^{3,4} Geok Ing Ng^{1,2,3,4,5,a)}

¹School of Electrical and Electronic Engineering, Nanyang Technological University, 50 Nanyang Avenue, Singapore 639798, Republic of Singapore

²Energy Research Institute, Nanyang Technological University, 1 CleanTech Loop, #06-04, Singapore 637141, Republic of Singapore

³National GaN Technology Centre (NGTC), Agency for Science, Technology and Research (A*STAR), Innovis #08-02, Singapore 138634, Republic of Singapore

⁴Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Innovis #08-02, Singapore 138634, Republic of Singapore

⁵Low Energy Electronic Systems, Singapore-MIT Alliance for Research and Technology, 1 CREATE Way, #10-01 CREATE Tower, Singapore 138602, Republic of Singapore

^{a)}Authors to whom correspondence should be addressed: [Siyu Liu, sy.liu@ntu.edu.sg; Geok Ing Ng, eging@ntu.edu.sg]

This work investigates the off-state leakage characteristics of AlN/GaN/AlGaIn high electron mobility transistors (HEMTs) on Si substrate with varying mesa depths, and uncovers the existence of a parasitic channel associated with the AlGaIn back barrier. Significant differences in off-state leakage up to three orders of magnitude were observed between devices fabricated using different mesa depths. The electrical properties of AlN/GaN/AlGaIn HEMTs were measured, it was found that there is a N-type parasitic channel in the unintentionally doped AlGaIn back-barrier. Analysis of the isolation test structure, which retains this parasitic channel, reveals a buffer leakage of 12.8 mA/mm and a sheet resistance of 7739.1 Ω/sq , as a result of the parasitic channel. The depletion electric field strength of the parasitic channel is 3.2×10^5 V/cm. Temperature-dependent I - V curves obtained from the isolation area affirm that the primary leakage mechanism is 2-dimensional variable range hopping (2D-VRH) along the sidewall. As the isolation distance extends from 3 μm to 5 μm , the slope of the fitting line decreases from -53.14 to -126.11 due to increased resistance. [doi:xxx]

GaN-based high electron mobility transistors (HEMTs) are particularly notable among its exceptional properties, having secured a significant portion of the semiconductor market.^{1,2} Established growth and manufacturing techniques for GaN millimeter-wave devices on SiC substrates underscore their potential, though cost-efficiency remains a challenge.³ As technology advances, the cutoff frequency, output power, and efficiency of GaN millimeter-wave devices on Si substrate continue to improve.⁴ Additionally, emerging technical features such as larger sizes, complementary Metal-Oxide-Semiconductor compatible processes,⁵ and three-dimensional heterogeneous integration⁶ are driving costs down and expanding their application prospects.

For GaN HEMTs on Si substrate, the barrier layers typically made of AlGaIn, InAlN, and AlN.⁷⁻⁹ However, during the heteroepitaxial growth process of these barrier layer materials and the GaN buffer with the substrate, certain defects are inevitably introduced. These defects can result in various reliability issues in

devices.¹⁰ Consequently, the epitaxial structure and doping concentration of GaN on Si substrate have become the focal points of current research.¹¹⁻¹⁴ The polarization effect is significant in AlN/GaN HEMTs on Si substrate, leading to the degradation of RF device sub-threshold characteristics and a reduction in electron mobility. The addition of AlGaIn back barrier material below the channel layer enables the control of charge carrier movement by adjusting the distribution of electron energy, thus preventing electron spillover and reducing leakage currents.¹⁵⁻¹⁸ Additionally, the back barrier can effectively manage the electric field distribution across the device, enhancing the breakdown voltage and improving the overall robustness of the HEMTs.^{19,20} However, the introducing of back barrier can lead to the formation of P or N-type parasitic channel, where electrons may inadvertently accumulate and flow along unintended paths, particularly along the sidewalls of the isolation regions. This phenomenon can severely impact the switching performance of the device.

In this study, we demonstrate the existence of a

parasitic channel at the back barrier AlGa_N by etching isolation regions to different depths. Through TLM testing, a sheet resistance of 7739.1 Ω/sq and a saturation current of 12.8 mA/mm was obtained for this N-type parasitic channel. Temperature dependent measurements indicate that electrons primarily move and connect to the N-type parasitic channel through the 2-dimension variable range hopping (2D-VRH)²¹ mechanism on the sidewall surface of the isolation region. The findings offer a reasonable explanation for the OFF-state leakage issues observed in AlN/GaN/AlGa_N HEMTs on Si substrate.




Fig. 1. (a) Schematic cross-section of AlN/GaN/AlGa_N HEMTs on Si (without metal pad). (b) Scanning transmission electron microscopy image of epitaxial layers and (c) EDS line scanning of the Al and Ga elements.

In this work, AlN/GaN/AlGa_N epitaxial layers were grown on 6-inch Si substrates using metal-organic chemical vapor deposition (MOCVD). The epitaxial layers consist of a C-doped GaN buffer layer, a 250-nm AlGa_N unintentionally doped back barrier layer, an 80-nm GaN channel layer, and a 3-nm SiN cap layer on a 4-nm AlN barrier layer. The Hall measurement at room temperature showed a sheet carrier density of $1.47 \times 10^{13} \text{ cm}^{-2}$, mobility of $1075 \text{ cm}^2/\text{V}\cdot\text{s}$, and sheet resistance of $395 \Omega/\text{sq}$. The source and drain ohmic contacts were fabricated using Ti/Al/Ni/Au via electron beam evaporation, lift-off process, and rapid thermal annealing at 775°C in N_2 for 30 s. The transmission line passivation with plasma-enhanced chemical vapor deposition (PECVD) was used to derive the ohmic contact resistance of $0.37 \Omega\cdot\text{mm}$. The mesa region was defined by removing the SiN/AlN/GaN layer with inductively coupled plasma (ICP) etch in Cl_2/BCl_3

plasma. Figure 1(a) shows two types of devices were fabricated with mesa depths of 80 nm and 350 nm, respectively. A 360-nm Ni/Au metal was evaporated to form the T-gate. A cross-sectional view of the epitaxial structure and the mesa structure is shown in Figure 1(b).

Using Energy-Dispersive X-Ray Spectroscopy (EDS), the alloy composition of the AlGa_N back barrier was determined to be $\text{Al}_{0.08}\text{Ga}_{0.92}\text{N}$, as shown in Figure 1(c). The thickness of the AlGa_N back barrier is approximately 270 nm, likely attributed to growth discrepancies. The mesa depth is measured using Atomic Force Microscopy (AFM).




Fig. 2. (a) Transfer sweeps and gate current curves of AlN/GaN/AlGa_N HEMTs on Si with different mesa depths. (b) Top view layout of AlN/GaN/AlGa_N HEMTs on Si. (c) Illustration of the leakage paths in two devices of different mesa depths (based on the cutline in Fig. 2(b)).

The proposed transistors featuring a gate length (L_G) of 120 nm, a source-drain length (L_{SD}) of 3 μm were characterized, as shown in Figure 2(a). The layout of the devices is illustrated in Figure 2(b). The device with a mesa depth of 350 nm exhibits favorable transfer characteristics, with a maximum saturation current of 1056 mA/mm, an off-state leakage current of approximately $7.18 \mu\text{A}/\text{mm}$, and a maximum transconductance of $357.9 \text{ mS}/\text{mm}$. The current ON-OFF ratio reaches $10^5\sim 10^6$, indicating good subthreshold characteristics and effective gate control over the main 2DEG channel. The result is attributed to the presence of the AlGa_N back barrier, which effectively reduces vertical buffer leakage and promotes the confinement of the main 2DEG channel. On the other hand, for the devices with a mesa depth of 80 nm, the saturation current is 1031 mA/mm, maximum transconductance is $345.2 \text{ mS}/\text{mm}$, it is comparable to the characteristics of AlN/GaN/AlGa_N HEMTs on Si with a 350 nm mesa depth. A lower ON-OFF ratio of 10^2 was obtained. The off-state leakage current is 8.6 mA/mm, which is 3

orders of magnitude higher than that of the device with 350 nm mesa depth.

As shown in Figure 2(b), in the non-mesa region (indicated in gray in the figure), two source electrodes and one drain electrode are fabricated, forming a gate triode structure with a double-finger gate situated between the three ohmic contacts. Due to the presence of two gate fingers spanning the mesa/non-mesa region in the direction of gate electrode interconnection, any surface leakage in this region and buffer leakage near the sidewall will be mitigated by the gate, theoretically resulting in no leakage condition. In terms of the direction of drain electrode interconnection, the gate finger does not cover the entire region, the leakage channel close to the surface cannot be completely exhausted, thus inadequately addressing sidewall leakage. The leakage channel in this region, as indicated by the red arrow, is between the source and the drain. However, given that the etching process and epitaxial structure used for both devices are identical, the substantial difference in surface leakage cannot be attributed solely to the source-drain leakage path outside the mesa. Therefore, it is hypothesized that the leakage channel predominantly exists on the sidewall or within the mesa structure.

The cross-sectional structures of the devices with varying MESA depths, together with illustrations of the proposed leakage paths, are illustrated in Figure 2(c). For the devices with 80 nm mesa depth, the leakage channel consists of the parasitic channel deep within the epitaxial structure and connected to the ohmic contacts through the mesa sidewalls. This parasitic channel is believed to be associated with surface leakage or body leakage channel, resulting in a significant off-state leakage current. For devices with a mesa depth of 350 nm, the parasitic channel is intercepted at the mesa, and the off-state leakage is primarily influenced by surface and buffer leakage.




Fig. 3. (a) Isolation leakage with 80 and 350 nm mesa depths with 3 μm Ohmic contact spacing. The insets show the isolation leakage in a linear scale, and the leakage current path. (b) TLM test through the parasitic channel and main 2DEG channel.

To verify the presence of the parasitic channel, as depicted in Figure 3(a), isolation leakage tests were

conducted on devices with two different mesa depths. For the sample with a mesa depth of 350 nm, as voltage was increased from 0 V to 20 V, leakage initially surged rapidly from 4.9×10^{-7} mA/mm to 5×10^{-4} mA/mm, followed by a gradual, slower increase. The leakage current of the 350 nm-HEMTs steadily rose to 2.2×10^{-3} mA/mm at 20 V. The leakage is primarily attributed to buffer leakage and partial surface leakage.

Conversely, for the sample with a mesa depth of 80 nm, a leakage current of 1.2 mA/mm was measured at a voltage of 0.4 V, significantly surpassing the standard current of 1 mA/mm that defines device switching. The illustration of the device structure suggests the presence of parasitic channel, leading to isolation leakage. Moreover, as voltage increased, the saturation current rose to 12.8 mA/mm, further affirming the existence of parasitic channel. Interestingly, current saturation was observed in this leakage channel. This behavior did not conform to any known leakage mechanism but resembled the characteristics of conductive channel.

Figure 3(b) illustrates two test structures designed to extract the sheet resistance (R_{sh}) of the main 2DEG channel and the parasitic channel. Transmission line model (TLM) indicates that R_{sh} of the parasitic channel was 7739.1 Ω/sq , confirming that this parasitic channel exhibits conductive characteristics similar to those of a 2DEG. This observation confirms the hypothesis regarding the existence of a parasitic channel. The extracted sheet resistance of the main 2DEG channel is 375 Ω/sq , which is close to the result obtained from the Hall measurement (395 Ω/sq).




Fig. 4. (a) The electric field distribution (units: V/cm) at bias conditions $V_G = -6$ V, $V_D = 5$ V, obtained by simulation. (b) Variation of the maximum electric field with depth of the epitaxial material.

The presence of the parasitic channel induces off-state leakage through the sidewalls of the isolation region, but surface leakage does not propagate through the access region, primarily due to the depletion effect of the gate electrode under negative bias. The simulated electric field profiles at $V_G = -6$ V, $V_D = 5$ V are illustrated in Figure 4(a). The electric field intensity at the depletion region of the parasitic channel is 3.2×10^5 V/cm, at which

point the top gate could deplete the parasitic channel. For practical device fabrication, a portion of the gate electrodes is placed on the sidewalls, further enhancing the depletion effect of the gate. Therefore, leakage does not propagate through the access region under bias conditions. As shown in Figure 4(b), the electric field intensity gradient at different depths was analyzed. As the thickness gradually increases, the electric field intensity in the depletion region at the parasitic channel gradually decreases until the depth of the AlGaIn back barrier reaches 101 nm. In this case, the electric field intensity is not enough to control the parasitic channel.




Fig. 5. (a) Transfer sweeps and gate current curves of AlN/GaN/AlGaIn HEMTs on Si with different drain bias voltages. (b) Gate current versus drain voltage with different gate bias voltages. (c) Temperature-dependent $I-V$ curves of 5 μm isolated Ohmic contacts and Ohmic fitting line at low voltage. (d) 2D-VRH fitting line with different spacings between isolated Ohmic contacts.

Given that the surface leakage mechanisms in AlN/GaN/AlGaIn HEMTs on Si with two etching depths are the same, the only distinction lies in whether the parasitic channel is involved in the leakage. Since the devices with a mesa depth of 80 nm have unusual switching characteristics, leakage mechanism analysis was performed on the device with a mesa depth of 350 nm. As shown in Figure 5(a), the transfer characteristics of the device with a source-drain spacing of 3 μm were measured under various drain voltages. With the drain voltage ranging from 0.1 V to 5 V, the off-state leakage exhibited a gradual increase, while the sub-threshold slope remained relatively constant. This phenomenon can be attributed to the role of the back barrier in effectively confining the 2DEG. Concerning the gate

current, the gate zero-point voltage V_{G0} continued to drift positively as the drain voltage increased, indicating the influence of drain voltage on gate current. This underscores the dependency of the gate zero-point voltage V_{G0} on drain voltage.

As shown in Figure 5(b), the output characteristics of the device with 80 nm mesa depth were assessed. It was noted that a linear relationship also exists between the drain zero-point voltage V_{D0} and V_G . This finding aligns with previous research,²² confirming that the non-zero switching phenomenon of gate current is unrelated to the access region but is primarily associated with isolation leakage.

In order to investigate the conduction mechanism of sidewall leakage, a variable temperature current test was conducted on two ohmic pads spaced 3 μm apart, covering a temperature range of 300 K to 425 K with increments of 25 K, as shown in Figure 5(c). The leakage current increases with increasing temperature. The low-field leakage current shows ohmic characteristics, as deduced for the $I-V$ in linear scale. An ohmic fitting line was applied, and the resulting slope represents the low-field conductance G of the device at each temperature point, consistent with the Variable-Range Hopping (VRH) mechanism.

In the VRH mechanism, electrons jump from one local state (space site) to another local state,^{23,24} and the relationship between its conductivity and temperature is as follows²¹:

$$\sigma \propto \exp \left[-T^{-\left(\frac{1}{d+1}\right)} \right] \quad (1)$$

where d represents the dimension, and is 2 in this case.

The hopping probability at a given temperature depends on two parameters: R , the spatial separation of the sites, and W , their energy separation. In amorphous systems, these parameters are independent and random. Thus, the relationship between jump probability and parameters is described as follows²⁴:

$$P \propto \exp \left(-\frac{W}{kT} - 2\alpha R \right) \quad (2)$$

where α^{-1} denotes the attenuation length for a hydrogen-like localized wave-function. Based on this relationship, the variable temperature test results were fitted, as shown in Figure 5(d). Devices with different pitches exhibit temperature-dependent characteristics. Among them, the slopes of the 2D-VRH fitting for the 5 μm and 3 μm ohmic pad spacings are -126.11 and -53.14, respectively. Given that the same mesa etch process was used, the difference in the slope values indicates that the reduction of the spatial component R affects the results. The fitting outcomes indicate that sidewall surface defects are the cause of device reverse leakage. For devices with varying mesa depths, the same

etching process results in the same degree of surface defects. Consequently, for the devices with a mesa depth of 80 nm, electrons establish a connection between the ohmic pad and the parasitic channel on the sidewall surface through 2D-VRH, leading to a poor ON-OFF ratio.

In conclusion, this study confirmed the presence of a parasitic channel in AlN/GaN/AlGaIn HEMTs on Si, associated with the AlGaIn back barrier, with a measured R_{sh} of 7739.1 Ω/sq . The temperature-dependent $I-V$ test demonstrated that sidewall leakage in the isolation region is primarily governed by the 2D-VRH mechanism. The findings of this work offer insights into potential issues in AlN/GaN/AlGaIn HEMTs on Si substrate through the analysis of the leakage mechanism and the demonstration of N-type parasitic channel.

This work is supported by the National Research Foundation (NRF) and Agency for Science, Technology and Research (A*STAR) Singapore under the RIE2025 Manufacturing, Trade & Connectivity (MTC) Industry Alignment Fund Pre-Positioning (IAF-PP) (Grant No.: M22L3a0112).

This work is also supported by NRF and A*STAR under the RIE2025 White Space-MTC funding (Grant No.: M23WSNG001).

- ¹ J. Scarpulla, "Guidelines for Space Qualification of GaN HEMTs and MMICs," in *2021 IEEE International Reliability Physics Symposium (IRPS)*, (IEEE, Monterey, CA, USA, 2021), pp. 1–11.
- ² K. Teo, Y. Zhang, N. Chowdhury, S. Rakheja, R. Ma, Q. Xie, E. Yagyu, K. Yamanaka, K. Li, and T. Palacios, "Emerging GaN technologies for power, RF, digital, and quantum computing applications: Recent advances and prospects," *Journal of Applied Physics* **130**(16), 160902 (2021).
- ³ J. Kamioka, Y. Kawamura, Y. Tarui, K. Nakahara, Y. Kamo, H. Okazaki, M. Hangai, K. Yamanaka, and H. Fukumoto, "A Low-Cost 30-W Class X-Band GaN-on-Si MMIC Power Amplifier with a GaAs MMIC Output Matching Circuit," in *2018 13th European Microwave Integrated Circuits Conference (EuMIC)*, (IEEE, Madrid, 2018), pp. 93–96.
- ⁴ M. Yuan, J. Niroula, Q. Y. Xie, N. Rajput, K. Fu, S. Luo, S. Das, A. Iqbal, B. Sikder, M. Isamotu, M. Oh, S. Eisner, D. Senesky, G. Hunter, N. Chowdhury, Y. Zhao, and T. Palacios, "Enhancement-mode GaN transistor technology for harsh environment operation," *IEEE Electron Device Letters* **44**(7), 1068–1071 (2023).
- ⁵ H. Xie, Z. Liu, Y. Gao, K. Ranjan, K.E. Lee, and G.I. Ng, "CMOS-compatible GaN-on-Si HEMTs with cut-off frequency of 210 GHz and high Johnson's figure-of-merit of 8.8 THz V," *Appl. Phys. Express* **13**(2), 026503 (2020).
- ⁶ M. Sato, Y. Kobayashi, Y. Niida, K. Saito, N. Kurahashi, A. Okano, Y. Ito, T. Kurahashi, S. Iijima, Y. Nakata, M. Sato, and N. Okamoto, "Heterogeneous Integration of Microwave GaN Power Amplifiers with Si Matching Circuits," *IEEE Trans. Semicond. Manufact.* **30**(4), 450–455 (2017).
- ⁷ J. Cheng, X. Yang, L. Sang, L. Guo, J. Zhang, J. Wang, C. He, L. Zhang, M. Wang, F. Xu, N. Tang, Z. Qin, X. Wang, and B. Shen, "Growth of high quality and uniformity AlGaIn/GaN heterostructures on Si substrates using a single AlGaIn layer with low Al composition," *Sci Rep* **6**(1), 23020 (2016).
- ⁸ P. Cui, and Y. Zeng, "Electrical properties of 90-nm InAlN/GaN HEMT on silicon substrate," *Physica E: Low-Dimensional Systems and Nanostructures* **134**, 114821 (2021).
- ⁹ F. Medjdoub, M. Zegaoui, D. Ducatteau, N. Rolland, and P.A. Rolland, "High-Performance Low-Leakage-Current AlN/GaN HEMTs Grown on Silicon Substrate," *IEEE Electron Device Lett.* **32**(7), 874–876 (2011).
- ¹⁰ J. Ajayan, D. Nirmal, P. Mohankumar, B. Mounika, S. Bhattacharya, S. Tayal, and A.S.A. Fletcher, "Challenges in material processing and reliability issues in AlGaIn/GaN HEMTs on silicon wafers for future RF power electronics & switching applications: A critical review," *Materials Science in Semiconductor Processing* **151**, 106982 (2022).
- ¹¹ L. Sayadi, G. Iannaccone, O. Haberlen, G. Fiori, M. Tomberger, L.O. Knuutila, and G. Curatola, "The Role of Silicon Substrate on the Leakage Current Through GaN-on-Si Epitaxial Layers," *IEEE Trans. Electron Devices* **65**(1), 51–58 (2018).
- ¹² H.P.D. Schenk, A. Bavard, E. Frayssinet, X. Song, F. Cayrel, H. Ghoul, M. Lijadi, L. Naïm, M. Kennard, Y. Cordier, D. Rondi, and D. Alquier, "Delta-Doping of Epitaxial GaN Layers on Large Diameter Si(111) Substrates," *Appl. Phys. Express* **5**(2), 025504 (2012).
- ¹³ Y. Ni, L. Li, L. He, T. Que, Z. Liu, L. He, Z. Wu, and Y. Liu, "Dependence of carbon doping concentration on the strain-state and properties of GaN grown on Si substrate," *Superlattices and Microstructures* **120**, 720–726 (2018).
- ¹⁴ L.S. Chuah, Z. Hassan, S.S. Ng, and H.A. Hassan, "High carrier concentrations of *n*- and *p*-doped GaN on Si(111) by nitrogen plasma-assisted molecular-beam epitaxy," *J. Mater. Res.* **22**(9), 2623–2630 (2007).
- ¹⁵ X. Liu, H.-Y. Wang, H.-C. Chiu, Y. Chen, D. Li, C.-R. Huang, H.-L. Kao, H.-C. Kuo, and S.-W. Huang, "Analysis of the back-barrier effect in AlGaIn/GaN high electron mobility transistor on free-standing GaN substrates," *Journal of Alloys and Compounds* **814**, 152293 (2020).
- ¹⁶ A. Malmros, P. Gamarra, M. Thorsell, H. Hjelmgren, C. Lacam, S. Delage, H. Zirath, and N. Rorsman, "Impact of Channel Thickness on the Large-Signal Performance in InAlGaIn/AlN/GaN HEMTs with an AlGaIn Back Barrier," *IEEE Trans. Electron Devices* **66**(1), 364–371 (2019).
- ¹⁷ E. Zanoni, C. Santi, Z. Gao, M. Buffolo, M. Fornasier, M. Saro, F. Pieri, F. Rampazzo, G. Meneghesso, M. Meneghini, N. Zagni, A. Chini, and G. Verzellesi, "Microwave and Millimeter-Wave GaN HEMTs: Impact of Epitaxial Structure on Short-Channel Effects, Electron Trapping, and Reliability," *IEEE Trans. Electron Devices* **71**(3), 1396–1407 (2024).
- ¹⁸ R. Castillo, D. Chen, J. Chen, M. Thorsell, V. Darakchieva, and N. Rorsman, "Characterization of Trapping Effects Related to Carbon Doping Level in AlGaIn Back-Barriers for AlGaIn/GaN HEMTs," *IEEE Trans. Electron Devices* **71**(6), 3596–3602 (2024).
- ¹⁹ Y. Li, S. Huang, X. Wang, Q. Jiang, and X. Liu, "Investigation of ON-State Breakdown Mechanism in AlGaIn/GaN HEMTs with AlGaIn Back Barrier," *Electronics* **11**(9), 1331 (2022).
- ²⁰ N. Said, K. Harrouche, F. Medjdoub, N. Labat, J.G. Tartarin, and N. Malbert, "Role of AlGaIn back-barrier in enhancing the robustness of ultra-thin AlN/GaN HEMT for mmWave applications," *Microelectronics Reliability* **150**, 115110 (2023).
- ²¹ J. Kotani, M. Tajima, S. Kasai, and T. Hashizume, "Mechanism of surface conduction in the vicinity of Schottky gates on AlGaIn/GaN heterostructures," *Applied Physics Letters* **91**(9), 093501 (2007).
- ²² J. Zhu, Y. Zhang, M.J. Uren, S. Liu, P. Wang, M. Mi, B. Hou, L. Yang, M. Kuball, X. Ma, and Y. Hao, "Variable range hopping mechanism and modeling of isolation leakage current in GaN-based high-electron-mobility transistors," *Applied Physics Letters* **116**(22), 222101 (2020).
- ²³ Y. Zhang, H.-Y. Wong, M. Sun, S. Joglekar, L. Yu, N.A. Braga, R.V. Mickevicius, and T. Palacios, "Design space and origin of off-state leakage in GaN vertical power diodes," in *2015 IEEE International Electron Devices Meeting (IEDM)*, (IEEE, Washington, DC, USA, 2015), p. 35.1.1–35.1.4.
- ²⁴ R.M. Hill, "Variable-range hopping," *Phys. Stat. Sol. (a)* **34**(2), 601–613 (1976).