High Bandwidth Efficiency and Low Power Consumption Walsh Code Implementation Methods for Body Channel Communication

Page view(s)
22
Checked on Mar 25, 2024
High Bandwidth Efficiency and Low Power Consumption Walsh Code Implementation Methods for Body Channel Communication
Title:
High Bandwidth Efficiency and Low Power Consumption Walsh Code Implementation Methods for Body Channel Communication
Journal Title:
IEEE Transactions on Microwave Theory and Techniques
Keywords:
Publication Date:
01 September 2014
Citation:
Chee Keong Ho; Jia Hao Cheong; Junghyup Lee; Kulkarni, V.; Peng Li; Xin Liu; Minkyu Je, "High Bandwidth Efficiency and Low Power Consumption Walsh Code Implementation Methods for Body Channel Communication," Microwave Theory and Techniques, IEEE Transactions on , vol.62, no.9, pp.1867,1878, Sept. 2014 doi: 10.1109/TMTT.2014.2342661
Abstract:
With the growing number of wearable devices and applications, there is an increasing need for a flexible body channel communication (BCC) system that supports both scalable data rate and low power operation. In this paper, a highly flexible frequency-selective digital transmission (FSDT) transmitter that supports both data scalability and low power operation with the aid of two novel implementation methods is presented. In an FSDT system, data rate is limited by the number of Walsh spreading codes available for use in the optimal body channel band of 40–80 MHz. The first method overcomes this limitation by applying multi-level baseband coding scheme to a carrierless FSDT system to enhance the bandwidth efficiency and to support a data rate of 60 Mb/s within a 40-MHz bandwidth. The proposed multi-level coded FSDT system achieves six times higher data rate as compared to other BCC systems. The second novel implementation method lies in the use of harmonic frequencies of a Walsh encoded FSDT system that allows the BCC system to operate in the optimal channel bandwidth between 40–80 MHz with half the clock frequency. Halving the clock frequency results in a power consumption reduction of 32%. The transmitter was fabricated in a 65-nm CMOS process. It occupies a core area of 0.24 0.3 mm . When operating under a 60-Mb/s data-rate mode, the transmitter consumes 1.85mWand it consumes only 1.26 mW when operating under a 5-Mb/s data-rate mode.
License type:
PublisherCopyrights
Funding Info:
Description:
(c) 2014 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works.
ISSN:
0018-9480
1557-9670
Files uploaded: